Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - OFDM xilinx

Search list

[Other Embeded program] Receiver

Description: 基于802.11a的OFDM基带硬件设计的verilog代码，在Xilinx ISE环境下实现-The OFDM-based 802.11a baseband hardware design of the verilog code, in the Xilinx ISE environment to achieve
Platform: | Size: 2328576 | Author: 肖夜 | Hits:

[DSP program] OFDM_Security

Description: This a Simulink model that demonstrates an algorithm that applies wireless security on physical layer. The demonstration is based on 802.11a (simplified) and receiver is implemented on Xilinx Virtex 4 FPGA. The RAR file inlcudes 2 files: 1. Simulink model 2. initialization file. Software requirements: 1. Matlab, r2007a or later 2. Simulink with DSP and Comm blocksets 3. Xilinx ISE with System Generator for DSP 9.2i or later.
Platform: | Size: 160768 | Author: 徐滨 | Hits:

[VHDL-FPGA-Verilog] xilinxOFDM

Description: xilinx OFDM书中的完全代码，可参照其中设计整个OFDM系统-xilinx OFDM complete code book can be designed with reference to the OFDM system which
Platform: | Size: 3788800 | Author: 王超 | Hits:

[Documents] fft

Description: fft AND ifft is designed for OFDM application using CORDIC algorithm and implemented in XILINX FPGA.
Platform: | Size: 206848 | Author: pert | Hits:

[3G develop] xilinx-fpga-ofdm

Description: 基于XILINX FPGA的OFDM通信系统基带设计-xilinx fpga OFDM
Platform: | Size: 4665344 | Author: Andy | Hits:

[source in ebook] ofdm_baseband_design_basedon_fpga

Description: 基于Xilinx FPGA的OFDM通信系统基带设计一书的源代码 -this is source code from a book
Platform: | Size: 3811328 | Author: xiao qiang | Hits:

[Communication-Mobile] xfft_v3_2_pipe_64

Description: vhdl ifft and fifo code with xilinx ip core to implement OFDM Basisband-vhdl ifft and fifo code with xilinx ip core to implement OFDM Basisband
Platform: | Size: 3118080 | Author: xy | Hits:

[Software Engineering] ofdm-xilinx

Description: OFDM FPGA for Xilinx
Platform: | Size: 40960 | Author: james jirayu | Hits:

[source in ebook] OFDM-based-on-FPGA

Description: 用FPGA实现OFDM系统，硬件语言为Verilog，环境为xilinx，详细介绍了接收机和发射机各个模块的源代码-OFDM system with a FPGA implementation, hardware language Verilog, environment xilinx, details of receiver and transmitter modules source code
Platform: | Size: 3803136 | Author: 吴淑金 | Hits:

[Software Engineering] XILINX_FPGA_OFDM_baseband

Description: XILINX FPGA的OFDM通信系统基带设计之大学培训计划。-XILINX FPGA OFDM system baseband design trainning course.
Platform: | Size: 28790784 | Author: 穆群生 | Hits:

[3G develop] turbo_code

Description: LTE system, OFDM modulation and Turbo Coding, including Viterbi, BCJR and SOVA are extensively analysed, ending up with a system performance specification. These are used to implement a fixed length Turbo encoder, a 16-QAM modulator and a 16 point IFFT on an FPGA using MATLAB Simulink⃝ R with Xilinx⃝ R System Generator plugin. A MATLAB⃝ R script is developed to test the Simulink implementation. In addition, an iterative Turbo decoder is programmed using MATLAB⃝ R .
Platform: | Size: 11264 | Author: mezo | Hits:

[Communication-Mobile] turbo_lte_ofdm_fpga_code

Description: LTE system, OFDM modulation and Turbo Coding, including Viterbi, BCJR and SOVA are extensively analysed, ending up with a system performance specification. These are used to implement a fixed length Turbo encoder, a 16-QAM modulator and a 16 point IFFT on an FPGA using MATLAB Simulink⃝ R with Xilinx⃝ R System Generator plugin. A MATLAB⃝ R script is developed to test the Simulink implementation. In addition, an iterative Turbo decoder is programmed using MATLAB⃝ R .
Platform: | Size: 11264 | Author: mezo | Hits:

[Communication-Mobile] finalTURBOCODE_OFDM

Description: Throughout the project the LTE system, OFDM modulation and Turbo Coding, including Viterbi, BCJR and SOVA are extensively analysed, ending up with a system performance specification. These are used to implement a fixed length Turbo encoder, a 16-QAM modulator and a 16 point IFFT on an FPGA using MATLAB Simulink R ⃝ with Xilinx R ⃝ System Generator plugin. A MATLAB R ⃝ script is developed to test the Simulink implementation. In addition, an iterative Turbo decoder is programmed using MATLAB R ⃝ .-Throughout the project the LTE system, OFDM modulation and Turbo Coding, including Viterbi, BCJR and SOVA are extensively analysed, ending up with a system performance specification. These are used to implement a fixed length Turbo encoder, a 16-QAM modulator and a 16 point IFFT on an FPGA using MATLAB Simulink R ⃝ with Xilinx R ⃝ System Generator plugin. A MATLAB R ⃝ script is developed to test the Simulink implementation. In addition, an iterative Turbo decoder is programmed using MATLAB R ⃝ .
Platform: | Size: 2099200 | Author: mezo | Hits:

[VHDL-FPGA-Verilog] SHORT_TRAINING

Description: 基于XILINX FPGA的OFDM通信系统基带设计之短训练序列模块源码-Baseband OFDM communication system design based on XILINX FPGA module source of short training sequence
Platform: | Size: 202752 | Author: liu liushuai | Hits:

[Other] 基于XILINX FPGA的OFDM通信系统基带设计

Description: 基于XILINX FPGA的OFDM通信系统基带设计 浙江大学出版社出版 ofdm verilog HDL语言(Baseband Design of OFDM communication system based on XILINX FPGA, published by Zhejiang University press)
Platform: | Size: 28792832 | Author: 马一景 | Hits:

[matlab] 源码 基于XILINX FPGA的ofdm通信系统基带设计

Description: verilog 源码 基于XILINX FPGA的ofdm通信系统基带设计(Experiment of digital signal processing: parallel filtering experiment code. I hope it will help.)
Platform: | Size: 3769344 | Author: Oliver-H | Hits:

CodeBus www.codebus.net